marfrit/rk3588-ddr-analysis
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

RK3588 DDR init blob reverse engineering

Browse Source 
- Ghidra decompilation of v1.02-v1.19 blobs (118 functions)
- 53 functions renamed, 79 MMIO registers mapped to TRM
- 45 timeout-less poll loops identified and patched
- Production patcher (patch_prod.py) and QEMU emulator
- Comprehensive analysis, frequency tables, community research

Co-Authored-By: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
This commit is contained in:
Markus Fritsche
2026-04-03 13:06:47 +02:00
commit 816848a474
23 changed files with 84690 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ddr_diff.txt
+12
View File
@@ -0,0 +1,12 @@
2c2
< // Source: rk3588_ddr_lp4_2112MHz_lp5_2400MHz_v1.19.bin
---
> // Source: rk3588_ddr_lp4_1848MHz_lp5_2112MHz_v1.19.bin
78c78
< FUN_000104b8(s_DDR_ff1a08bde6_typ_25_03_13_15_3_00010d6c);
---
> FUN_000104b8(s_DDR_ff1a08bde6_typ_25_04_21_14_3_00010d6c);
11841c11841
< FUN_000104b8(s_DDR_ff1a08bde6_typ_25_03_13_15_3_00010d6c);
---
> FUN_000104b8(s_DDR_ff1a08bde6_typ_25_04_21_14_3_00010d6c);